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In this study, we exploit the non-zero crossing current–voltage characteristics exhibited by nanoscale
TiO2 based solid-state memristors. We demonstrate that the effective resistance and capacitance of
such two terminal devices can be modulated simultaneously by appropriate voltage pulsing. Our
results prove that both resistive and capacitive switching arise naturally in nanoscale Pt/TiO2/Pt
devices under an external bias, this behaviour being governed by the formation/disruption of
conductive ﬁlaments through the TiO2 thin ﬁlm. V C 2013 AIP Publishing LLC.
[http://dx.doi.org/10.1063/1.4840316]
Memristors have recently been gaining a wide interest
mainly due to their capability of being scaled down to less
than 10nm (Ref. 1), their simple (two terminal) structure,
zero power drawn for sustaining a resistive state (Ref. 2),
high-speed operation (Refs. 3 and 4) and also their multistate
capacity (Refs. 5–7). These features ﬁnd a wide range of
applications in reconﬁgurable architectures (Ref. 8), neuro-
morphic computing (Refs. 9–12), artiﬁcial synapses
(Refs. 13 and 14), non-volatile memory (Ref. 15), and ana-
logue signal processing (Ref. 16).
The concept of memristors has been theoretically con-
ceived in 1971 by Chua (Ref. 17) through his famous sym-
metry argument. The memristor’s distinct behaviour is
characterized by its capability of exhibiting memory, while
operating as a variable two-terminal resistor. The memristor
concept was further generalized to memristive systems
(Refs. 18 and 19), deﬁning all two terminal non-volatile
memory devices based on resistive switching, independently
of the employed material and the physical operating mecha-
nisms. The typical signature of a memristive device is a
pinched hysteresis loop in the ﬁrst and the third quadrants of
the current-voltage (I-V) characteristic. Similar behaviours
have been observed (Ref. 20) in many unrelated ﬁelds, such
as biology, chemistry, physics but it has attracted enormous
interest of research community, only after Strukov et al.
(Ref. 21) identiﬁed similar attributes with what Chua pre-
dicted almost 40 years ago on nanoscale TiO2-based resistive
switches. Furthermore, in 2009, Di Ventra et al. (Refs. 22
and 23), advanced the ﬁeld by theoretically deﬁning two
other types of devices: memcapacitors and meminductors
that can be considered as mem-devices (Refs. 24–26). The
memristor, memcapacitor, and meminductor have similar
characteristics in terms of dependence on the state and his-
tory of the system. The concurrent resistive and capacitive
switching effect have been reported in perovskite oxide
(Ref. 27), LaAlO3 (Ref. 28), and VO2 (Ref. 29).
Here, we demonstrate the coexistence of both resistive
and capacitive features in nanoscale TiO2 based solid state
memristive devices. The I-V characteristics of our employed
Pt/TiO2/Pt devices display a combination of hysteresis and
non-zero crossing, which supports a further investigation on
the capacitive behaviour of resistive random access memory
(ReRAM) cells. We demonstrate that the effective resistance
and capacitance of the utilised cells can be modulated simul-
taneously by appropriate voltage pulsing. We ascribe the
physical origin of resistive and capacitive memory effects to
the dynamical properties of TiO2 constituents (oxygen
vacancies and titanium interstitials) that form and rupture
conductive ﬁlaments at low resistive state (LRS) and high
resistive states (HRS), respectively, through a fuse-antifuse
mechanism (Refs. 30 and 31).
All ReRAM devices investigated, in this work, were
fabricated on typical 4-in. silicon wafers. A SiO2 thin ﬁlm
was thermally grown on Si to serve as an insulating medium.
Bottom electrodes (BE) were deﬁned by lift-off process after
using conventional optical photolithography and electron
beam evaporation to deposit 5nm Ti and 30nm Pt ﬁlms.
TiO2 active core was deposited and patterned on top of the
BEs via RF - sputtering. Finally, a 30nm thick Pt layer was
deposited and patterned on top to form the ReRAM cells’
top electrodes (TE), by adhering to the same process used
for the fabrication of the BEs. Fig. 1(a) illustrates the optical
microscope view of a dense cross-bar array of 2 2 lm
2
core areas. The schematic conﬁguration of the fabricated
devices is depicted in Fig. 1(b).
All devices were electrically evaluated on wafer via a
Semiconductor characterisation suite Keithley SCS-4200.
During the measurements, the voltage bias was applied to
the TE, while maintaining the BE grounded. The probe/point
contacts to the TE and BE of the devices under test were
realized through a pair of Wentworth probe-needles, using a
Wentworth Laboratories AVT 702 semi-automatic prober.
The current-voltage characteristics were studied by quasi-
static voltage sweeping measurements. To program the
devices in different capacitive and resistive states, several
voltage pulses were applied to the device using the two
pulsed measure units (PMUs) of the same characterization
system. Voltage pulses of 6V of magnitude and duration of
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and resistive states. The resistive states have been read out
by a small voltage pulse with 0.5V amplitude and 1ms pulse
width. Additionally, the capacitive states of the devices’
were measured by employing a small AC 30mV stimulus at
1MHz.
The current- voltage (I-V) characteristics of the Pt/TiO2
(22nm)/Pt cells were studied by DC sweep measurements
with the results shown in Fig. 2, where the arrows indicate
the switching direction.
During the measurements, the compliance current was
maintained at 1mA to avoid any hard-breakdown of the
devices. Fig. 2(a) illustrates the I-V characteristics of a
Pt/TiO2/Pt cell, when the voltage was swept in steps of
0.25V, within a64V range. The device is originally in a
HRS and a LRS is attained as the voltage bias approaches
Vset¼3.6V. Reversing the voltage polarity causes the device
to switch back to HRS at Vreset¼ 4V. The investigated de-
vice exhibits bipolar switching, with LRS and HRS achieved
after the device was biased with positive SET and negative
RESET, respectively. This biasing trend resulted in a
pinched-hysteresis loop with zero crossing of I-V character-
istics, which is a typical signature of a memristive device
(Refs. 17–19). It is noteworthy that our devices are also ca-
pable of the non-zero crossing in their I-V characteristics as
shown in Fig. 2(b). This was evoked by a63V voltage
sweep in 0.25V steps. As shown in Fig. 2(b), the device
exhibits a bipolar switching mode with a positive sweep
causing a HRS to a LRS transition and a negative potential
resetting the device to a HRS. We experimentally observed a
non-zero crossing behaviour only when the applied voltage
induced hysteresis in I-V characteristics but not an abrupt
switching between high and low resistive states. The pinched
hysteresis loop is attained when a sharp switching takes
place.
To further investigate resistive and capacitive features
of solid state ReRAM cells, we employed a voltage pulsing
scheme shown in Fig. 3(c). A single device was subjected to
a train of 100 consecutive voltage pulses, with a SET voltage
of 6V and 1ms width to allow programming the TiO2 cells
in low and high resistive and capacitive states, respectively.
After each SET pulse, the resistive states was evaluated at
0.5V (a low potential which does not disrupt the current
state) and the capacitive state at 1MHz using a sensing
signal of 30mV. The exhibited concurrent capacitive and
resistive modulation responses of the device are shown in
Figs. 3(a) and 3(b) when excited with the voltage pulsing
shown in Fig. 3(c). The pristine state of TiO2 based devices
is in a HRS and LCS. A unipolar switching trend was
observed after the application of consecutive voltage pulses
that induce multiple reversible changes to the devices’ resist-
ance and capacitance, as shown in Figs. 3(a) and 3(b).
In this work, all devices were electrically characterized
without any post-fabrication electroforming step (Refs. 32
and 33). As such, the active core of our prototypes only
undergoes a reduction, i.e., from TiO2 to TiO2 x, after the
application of a number of pulses that induce a cumulative
thermally driven mechanism (Joule heating Refs. 34–38). In
consequence, the ﬁrst resistance and capacitance switching
event took place after 37 continuous applied pulses with the
resistance switching from a HRS to a LRS and the capaci-
tance from a LCS to HCS. Subsequent pulses cause the de-
vice to toggle, respectively, between LRS, HCS, and HRS,
LCS and ﬁnally remains in LRS and HCS. It is interesting to
note that by increasing the switching events the number of
the applied pulses required for toggling between low and
high resistive and capacitive states decreases. This demon-
strates that in the case of pristine active layer the energy
required to induce local modiﬁcation of the active material
in the form of a conductive ﬁlament is substantially high. On
the other hand, for later switching events, when the chemis-
try of the active core is altered enough, the accumulated
energy is dissipated by Joule heating, which causes the rup-
ture/re-formation of conductive ﬁlaments (Refs. 34–38).
Contrary to the bipolar switching mode, where resistive
switching is attained via the displacement of ionic species (a
well-controlled process), unipolar switching is mainly
ascribed to a thermally driven reduction of TiO2, which may
cause inconsistent switching. In our case, the ﬁrst switching
event (observed at cycle 37) also serves as electroforming
FIG. 1. (a) Optical microscope image of a crossbar-type array comprising
devices with active areas of 2   2 lm
2; (b) Schematic conﬁguration of the
Pt/TiO2/Pt fabricated devices.
FIG. 2. I-V characteristics of TiO2
based ReRAM cells: (a) zero-crossing
I-V characteristic of device, which is a
memristor signature, (b) non-zero
crossing I-V characteristic indicating
capacitive capabilities of TiO2 cells.
Inset ﬁgures illustrate zoom-in cap-
tions of the zero and non-zero crossing
in I-V characteristics of Pt/TiO2/Pt
devices.
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Moreover, as shown in Fig. 3(a) the original HRS
(>1MX) could not be recovered and a high sub-resistive
state ( 250KX) is achieved as the electrical pulses were
applied to the cell. This demonstrates that the original resour-
ces (i.e., oxygen ions) cannot be re-attained once the device
undergoes resistive switching. Our experimental results indi-
cate that the switching dynamics depend on the origin/history
of the system in terms of “state” of active core.
As can be seen in Figs. 3(a) and 3(b), the switching trend
of resistance is anti-correlated with that of capacitance, i.e.,
decrease in resistance with an increase in capacitance. We
argue here that the applied potential causes a displacement of
ionic species such as VO
 2 and/or Ti
nþ within the active core
that foster the formation of current percolation paths, i.e.,
conductive ﬁlament(s) that expand across the TiO2 layer to
bridge the top and bottom electrodes. This results in the reduc-
tion of the resistance. On the other hand, the same mechanism
is leading to the enhancements of the capacitance and the
MIM structure now behaves as a leaky capacitor. Ruptured or
partially formed ﬁlaments at HRS create localized highly
insulating areas, which subsequently enhance the resistivity
and diminish the capacitance of the system.
It is worth pointing that crystalline defects in metal
oxides, such as oxygen vacancies and/or Ti interstitials have
a strong impact on the ﬁlm’s resistance and its dielectric
properties. Various groups have studied the effect of oxygen
vacancies on electrical conductivity and was demonstrated
that the electrical resistance of TiO2 is proportional to the
concentration of oxygen vacancies (Refs. 39–41). On the
other hand, it was further proved that the same defects also
affect the dielectric constant of TiO2 (Refs. 42–45) and
hence in our case the devices’ capacitance.
As the above presented results are qualitatively sup-
ported through single device measurements, we have tested
15 devices from different locations within the same wafer.
Fig. 4 further supports our results demonstrating that the
observed concurrent capacitive/resistive modulation is not
an isolated event. It is important to remark that the HRS
( 10MX) and LCS ( 0.05pF) are the original states of the
tested devices, measured with a low potential of 0.5V prior
any programming.
Fig. 4 illustrates the measured switching ration (OFF/ON)
for both resistance and capacitance. In the case of resistive
switching, we were able to show an OFF/ON ratio as high as
4 orders of magnitude, while in the capacitive case; the attain-
able switching ratios were limited in the range of 1 to 2 orders
of magnitude. For the particular results presented in Fig. 3,t h e
minimum attained resistive state is 5.3kX, while the attained
HRS is 5MX. This results in a 3 orders of magnitude
OFF/ON resistive ratio. On the other hand as we consider that
the capacitance modulation is due to a thermal alteration of
the TiO2 dielectric constant, we extrapolated the ﬁlm’s er,eff to
be equal to 42 in the LCS, while in HCS it becomes er,eff¼68;
justifying the observed 1–2 orders of magnitude OFF/ON ca-
pacitance ratio. These values are in qualitative agreement with
the data obtained by different authors for TiO2 (Refs. 42–45).
FIG. 3. Concurrent resistive and capacitive state programming of the fabri-
cated prototype based on TiO2 active core (a) electrical pulse induced resist-
ance change; (b) electrical pulse induced capacitance change, (c) pulsing
sequences utilized for concurrent resistive and capacitive state
programming.
FIG. 4. OFF/ON ratios of resistance and capacitance vs number of the tested
devices.
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capacitive capabilities of Pt/TiO2/Pt nanoscale ReRAM
cells. The I-V characteristics of TiO2 based solid state devi-
ces display a hysteresis loop with non-zero crossing indicat-
ing that our devices also exhibit capacitive effects.
Furthermore, the effective resistance and capacitance of
TiO2 two terminal devices were modulated simultaneously
by appropriate voltage pulsing; rendering resistive and
capacitive memory effects in a single device. We suggest
that both the resistive and capacitive switching modes appear
to be involved in the creation and annihilation process of ﬁl-
aments, comprising of reduced TiO2 x, caused via thermal
effects as Joule heating. Unfortunately, the thermally driven
mechanism limits the performance characteristics of our
ReRAM prototypes in terms of endurance, as we anticipate
that the long-term programming of the devices will result
into an irreversible condition, where most of the oxygen spe-
cies will not be able to be recovered. However, we still
believe that this approach can be employed in write-once
read many scenarios for avoiding any destructive evaluation
of memory states.
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